



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 1 / 30

Copyright ©2017. cAAS. All rights reserved.

Table of Contents

15CS72 : Advanced Computer Architecture.....	2
A. COURSE INFORMATION.....	2
1. Course Overview.....	2
2. Course Content.....	2
3. Course Material.....	3
4. Course Prerequisites.....	4
B. OBE PARAMETERS.....	4
1. Course Outcomes.....	5
2. Course Applications.....	5
3. Articulation Matrix.....	6
4. Mapping Justification.....	7
5. Curricular Gap and Content.....	7
6. Content Beyond Syllabus.....	7
C. COURSE ASSESSMENT.....	7
1. Course Coverage.....	7
2. Continuous Internal Assessment (CIA).....	8
D1. TEACHING PLAN - 1.....	8
Module - 1.....	8
Module - 2.....	9
E1. CIA EXAM – 1.....	10
a. Model Question Paper - 1.....	10
b. Assignment -1.....	11
D2. TEACHING PLAN - 2.....	11
Module - 3.....	11
Module - 4.....	12
E2. CIA EXAM – 2.....	13
a. Model Question Paper - 2.....	13
b. Assignment – 2.....	14
D3. TEACHING PLAN - 3.....	14
Module - 5.....	14
E3. CIA EXAM – 3.....	15
a. Model Question Paper - 3.....	15
b. Assignment – 3.....	16
F. EXAM PREPARATION.....	16
1. University Model Question Paper.....	17
2. SEE Important Questions.....	17

Note : Remove "Table of Content" before including in CP Book



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 2 / 30

Copyright ©2017. cAAS. All rights reserved.

Each Course Plan shall be printed and made into a book with cover page
 Blooms Level in all sections match with A.2, only if you plan to teach / learn at higher levels

15cs72C : Advanced computer Architecture

A. COURSE INFORMATION

1. Course Overview

Degree:	B E	Program:	CS&E
Year / Semester :	7	Academic Year:	2018-19
Course Title:	Advanced Computer Architecture	Course Code:	15cs72
Credit / L-T-P:	4/4-0-0	SEE Duration:	180 Minutes
Total Contact Hours:	52	SEE Marks:	80Marks
CIA Marks:	20	Assignment	1 / Module
Course Plan Author:	ASHA H R	Sign	Dt:30/7/2018
Checked By:		Sign	Dt:



SKIT	Teaching Process		Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018	
Title:	Course Plan	Page: 3 / 30	

Copyright ©2017. cAAS. All rights reserved.

2. Course Content

Module	Module Content	Teaching Hours	Module Concepts	Bloom's Level
1	Theory of Parallelism: Parallel Computer Models, The State of Computing, Multiprocessors and Multi-computer, Multivector and SIMD Computers ,PRAM and VLSI Models, Program and Network Properties ,Conditions of Parallelism, Program Partitioning and Scheduling, Program Flow Mechanisms, System Interconnect Architectures, Principles of Scalable Performance, Performance Metrics and Measures, Parallel Processing Applications, Speedup Performance Laws, Scalability Analysis and Approaches.	10	Parallel Computer Models performance of Parallel Model	L2, L3
2	Processors and Memory Hierarchy, Advanced Processor Technology, Super scalar and Vector Processors, Memory Hierarchy Technology, Virtual Memory Technology.	10	Processors and Memory Organization Processors and Memory Design	L2 ,L4
3	Bus, Cache, and Shared Memory ,Bus Systems ,Cache Memory Organizations ,Shared Memory Organizations ,Sequential and Weak Consistency Models ,Pipelining and Super scalar Techniques ,Linear Pipeline Processors ,Nonlinear Pipeline Processors ,Instruction Pipeline Design ,Arithmetic Pipeline Design	10	Bus and Cache Organization Bus and Cache Design	L2 ,L4
4	Multiprocessors and Multicomputers ,Multiprocessor System Interconnects, Cache Coherence and Synchronization Mechanisms, Three Generations of Multicomputers ,Message-Passing Mechanisms ,Multivector and SIMD Computers ,Vector Processing Principles ,Multivector Multiprocessors ,Compound Vector Processing ,SIMD Computer Organizations. Scalable, Multi-threaded, and Data flow Architectures, Latency-Hiding Techniques, Principles of Multithreading, Fine-Grain Multicomputers, Scalable and Multithreaded Architectures, Data flow and Hybrid Architectures	10	Parallel Computer Architectures Scalable Computer Architectures	L3,L4
5	Software for parallel programming: Parallel Models, Languages, and Compiler ,Parallel Programming Models, Parallel Languages and Compilers ,Dependence Analysis of Data Arrays ,Parallel Program Development and Environments, Synchronization and Multiprocessing Modes. Instruction and System Level Parallelism, Instruction Level Parallelism ,Computer Architecture, Contents, Basic Design Issues ,Problem Definition ,Model of a Typical Processor ,Compiler-detected Instruction Level Parallelism ,Operand Forwarding ,Reorder Buffer, Register Renaming ,Tomasulo's Algorithm ,Branch Prediction, Limitations in Exploiting Instruction Level Parallelism ,Thread Level Parallelism.	10	Partitioning Parallel Programs for Multiprocessors Scheduling Parallel Programs for Multiprocessors	L2,L3
6				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 4 / 30

Copyright ©2017. cAAS. All rights reserved.

3. Course Material

M od ule	Details	Available
1	Text books	
	Kai Hwang and Naresh Jotwani, Advanced Computer Architecture (SIE): Parallelism, Scalability, Programmability, McGraw Hill Education 3/e. 2015	In Lib
2	Reference books	
	John L. Hennessy and David A. Patterson, Computer Architecture: A quantitative approach, 5th edition, Morgan Kaufmann Elseveir, 2013	In dept
3	Others (Web, Video, Simulation, Notes etc.)	
	https://www.mhhe.com/hwang/aca3	Available

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 5 / 30

Copyright ©2017. cAAS. All rights reserved.

4. Course Prerequisites

S N o	Cours e Code	Course Name	Module / Topic / Description	Se m	Remarks	Bloo ms Level
1	17cs34	Computer Organization	1.Knowledge of Processor performance	3	Conducted Seminars	L2,L3
	-	-	3.Concepts of Memory Organization	-		L2,L3
			5.Concepts of Multiprocessors			

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process		Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018	
Title:	Course Plan	Page: 6 / 30	

Copyright ©2017. cAAS. All rights reserved.

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

B. OBE PARAMETERS

1. Course Outcomes

#	COs	Teach. Hours	Concept	Instr Method	Assessment Method	Blooms' Level
15cs72 CO1	Understands the Parallel Computer Models	5	Parallel Computer Models	Demonstrate	Slip Test	L2 Understand
CO2	Calculate the Performance of Parallel Model	5	Performance of Parallel Computer	Problem solving	illustrate	L3 Apply
CO3	Understands the Organization of Processors and Memory	5	Organization of Processors and Memory	Demonstrate	Q&A	L2 Understand
CO4	Design of Processors and Memory	06	Processors and Memory Design	Examine	Differentiate	L4 Analyse
CO5	Understands the Organization of Bus and Cache	05	Organization of Bus and Cache	Demonstrate	Think-Pair - Share	L2 Understand
CO6	Analyzes the design of superscalar pipelining	05	Superscalar pipelining	Analyze	Questions	L4 Analyse
CO7	Design the different types of computer	06	Design of Computer	Practice in Multiple Contexts	Self-evaluation	L3 Apply
CO8	Analyses the Scalable Architecture	04	Scalable Architecture	Discussion	Student Presentation	L4 Analyse
CO9	Understands the Parallel Models, Languages and compilers	06	Languages and compilers	Demonstrate	Think-Pair - Share	L2 Understand
CO10	Develops the parallel programming environments	05	parallel programming	Develop	Self-evaluation	L3 Apply
-	Total	52	-	-	-	-

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 7 / 30

Copyright ©2017. cAAS. All rights reserved.

Note: Identify a max of 2 Concepts per Module. Write 1 CO per concept.

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 8 / 30

Copyright ©2017. cAAS. All rights reserved.

2. Course Applications

S N o	Application Area	CO	Level
1	Numeric weather forecasting	CO1	L3
2	Oceanography and Astro physics	CO2	L4
3	Socio economics	CO3	L3
4	Fine Element analysis	CO4	L4
5	Artificial Intelligence and Exploration	CO5	L3
6	Genetic Engineering	CO6	L4
7	Weapons Research and Defense	CO7	L3, L5
8	Remote Sensing Applications	CO8	L3
9	Medical applications	CO9	L3
10	Energy Resource Exploration	CO10	L3

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process											Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02											Date:30-07-2018
Title:	Course Plan											Page: 9 / 30

Copyright ©2017. cAAS. All rights reserved.

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

#	Course Outcomes COs	Program Outcomes											PO 12	PS O1	PS O2	Teach. Hours	Level	
		P O 1	P O 2	P O 3	P O 4	P O 5	P O 6	P O 7	P O 8	P O 9	P O 10	P O 11						
15CS7 2.1	Understands the Parallel Computer Models		1	1	1								1	1	1	1	5	L2
15CS7 2.2	Calculate the Performance of Parallel Model	2	2	2	2					2	2	2			2		5	L3
15CS7 2.3	Understands the Organization of Processors and Memory	1	1	1	1			1					1	1			5	L2
15CS7 2.4	Design of Processors and Memory	2	2	2	2	2						2	2		2		06	L4
15CS7 2.5	Understands the Organization of Bus and Cache	1	1		1			1			1		1	1			05	L2
15CS7 2.6	Analyzes the design of superscalar pipelining	2	2	2	2					2	2		2		2		05	L4
15CS7 2.7	Design the different types of computer	2	2	2	2							2	2		2		06	L3
15CS72. 8	Analyses the Scalable Architecture	2	2	2						2	2		2				04	L4
15CS72. 9	Understands the Parallel Models, Languages and compilers	1	1	1	1								1	1			06	L2
15CS72.1 0	Develops the parallel programming environments levelAVG	2	2	2	2							2	2		2		05	L3
		1.7	1.6	1.1	1.2			1		3	1.8	1.8	1.6	0.8	1.8			
				6	6													
	Hours avg																5.2	

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification

Mapping

Justification

Mapping Level

CO

PO

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018
Title:	Course Plan	Page: 10 / 30

Copyright ©2017. cAAS. All rights reserved.

CO1

PO2

The students will analyze the basic concepts of different parallel computer architecture L2



SKIT	Teaching Process		Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018	
Title:	Course Plan	Page: 11 / 30	

Copyright ©2017. cAAS. All rights reserved.

CO1	PO3	Designed different flow mechanism for partitioning of parallel program	L3
CO1	PO4	The knowledge of basic concepts of processes will help the students to apply the same to formulate solutions for engineering problems	L3
CO1	PO7	Study of Parallel Computer architecture is required if students want to work in system as well as companies.	
CO1	PO11		
CO1	PO12		
CO2	PO1	The knowledge of basic formulate solutions for engineering problems are applied to calculate the Performance of Parallel Models	L2
	PO2	Analyze how parallel processing has become frontier challenge in super computer application	
CO2	PO3	Functions effectively as an individual and as member of team work is necessary to analyze workload,resources of parallel computer effective analysis	L3
CO2	PO5		
CO2	PO9		
CO2	PO10		
CO2	PO11		
CO2	PO9		
CO3	PO1	Students should have the knowledge of different processor and memory architecture and how is the representation of RISC AND CICS processors	L2
CO3	PO12		
CO3	PO2	Students should analyze how data is sent to different architecture and how we perform different operations and how the storage of data is done	L4
CO3	PO3	Analyze the different architecture of processor and memory architecture	L4
CO3	PO4		
CO3	PO7		
CO4	PO2		
CO4	PO1	Develop efficient processor and memory architecture which will translate sequential programs to machine language and contain some instruction level parallelism	L6
CO4	PO4		
CO4	PO3		
CO4	PO11	Conduct some investigation of page faults,hits ratios and memory replacement in RISC ,CICS ,Supercomputers and in VLIW architectures	L4
CO4	P12	Apply the knowledge of buses,system interfaces and slot connections to various function boards in multiprocessor system	L3
CO5	PO1		
CO5	PO	Analyze the Bus addressing,timing protocols and interrupt	L4
CO6	PO2	Analyze the speedup,efficiency and throughput of different pipelining processors	L4
CO5	PO7	Design the state transition diagrams for pipeline	L6
CO5	PO10		
CO5	PO12		
CO6	PO10		
CO6	PO3		
CO6	PO9		
		Conduct pipelining operations as team work using hardware score board	L3

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018
Title:	Course Plan	Page: 12 / 30

Copyright ©2017. cAAS. All rights reserved.

C06	PO1		
C06	PO2		
C06	PO4		
C06	PO12		
C07	PO1	Apply the knowledge of modern tools ,multiprocessors and multicomputers	L3
C07	PO2	Analyze how multiprocessor systems are interconnected ,multistage network and input output levels	L4
C07	PO3	Students will design multicast routing algorithms	L6
C07	PO4		
C07	PO12		
C07	PO11		
C08	PO1	Apply the knowledge of multiprocessor and multicomputers	L3
C08	PO2	Analyze the multi-threading issues and solutions	L4
C08	PO9	Team work is needed to analyses the network memory structure and data flow in computers	L4
C08	PO4		
C08	PO10		
C08	PO12		
C09	PO1	Students should have the knowledge of parallel proqraming Models and compilers	L2
C09	PO4	Different geometric view of SIV,ZIV tests are conducted for parallel compilers and analyses different matrix	L4
C09	PO2		
C09	PO3		
C09	PO4		
C09	PO12		
C09	PO10		
CO10	PO2	Analyze different dependences and different protocol monitors	L4
CO10	PO3	Design different tools and hardware platforms for computing models	L4
CO10	PO1		
CO10	PO4		
CO10	PO11		
CO10	PO12		
CO10	PO7	Simulation is used to measure the effects of scheduling weather	L5



SKIT	Teaching Process		Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018	
Title:	Course Plan	Page: 13 / 30	

Copyright ©2017. cAAS. All rights reserved.

Note: Write justification for each CO-PO mapping.

5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					
4					
5					

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

Module #	Title	Teaching Hours	No. of question in Exam			Extra Asg	SEE	CO	Levels
			CIA-1	CIA-2	CIA-3				

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process							Rev No.: 1.0	
Doc Code:	SKIT.Ph5b1.F02							Date:30-07-2018	
Title:	Course Plan							Page: 14 / 30	

Copyright ©2017. cAAS. All rights reserved.

1	Parallel Computer Models	11	2	-	-	1	1	2	CO1, CO2	L2, L3
2	Hardware Technologies:	10	2	-	-	1	1	2	CO3, CO4	L2, L4
3	Bus, Cache, and Shared Memory	10	-	2	-	1	1	2	CO5, CO6	L2, L4
4	Parallel and Scalable Architectures	11	-	2	-	1	1	2	CO7, Co8	L3,L4
5	Software for parallel programming: Models	10	-	-	4	1	1	2	CO9, CO10	L2, L3
-	Total	52	4	4	4	5	5	10	-	-

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 15 / 30

Copyright ©2017. cAAS. All rights reserved.

Note: Distinct assignment for each student. 1 Assignment per chapter per student. 1 seminar per test per student.

2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	CO	Levels
CIA Exam - 1	15	CO1, CO2, CO3, CO4	L2, L3,L2,L4
CIA Exam - 2	15	CO5, CO6, CO7, Co8	L2, L4, L3, L4
CIA Exam - 3	15	CO9, CO10	L2, L3
Assignment - 1	05	CO1, CO2, CO3, CO4	L2, L3,L2,L4
Assignment - 2	05	CO5, CO6, CO7, CO8	L2, L4, L3, L4
Assignment - 3	05	CO9, CO10	L2, L3
Seminar - 1	-	-	-
Seminar - 2	-	-	-
Seminar - 3	-	-	-
Other Activities – define – Slip test			
Final CIA Marks	20	-	-



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 16 / 30

Copyright ©2017. cAAS. All rights reserved.

Note : Blooms Level in last column shall match with A.2 above.

D1. TEACHING PLAN - 1

Module - 1

Title: Parallel Computer Models

Appr Time: 16 Hrs

a Course Outcomes

		CO	Blooms Level
-		-	-
1	Understands the concept of Parallel Computer Models	CO1	L2
2	Calculate the Performance of Parallel Model	CO2	L3

b Course Schedule

Class No	Module Content Covered	CO	Level
1	Introduction to Parallel Computer Models	CO1	L2
2	Classes of computers	CO1	L2
3	Defining Computer Architectures	CO1	L2
4	Trends in Technology	CO1	L2
5	Trends in Power Integrated Circuits	CO1	L2
6	Multivector and SIMD Computers	CO1	L2
7	PRAM and VLSI Models	CO1	L2
8	Program Partitioning and Scheduling	CO2	L3
9	Program Flow Mechanisms	CO2	L3
10	Principles of Scalable Performance	CO2	L3
11	System Interconnect Architectures	CO2	L3
12	Performance Metrics and Measures	CO2	L3
13	Parallel Processing Applications	CO2	L3
14	Speedup Performance Laws	CO2	L3
15	Scalability Analysis and Approaches	CO2	L3

c Application Areas

		CO	Level
1	Numeric weather prediction	CO1	L2
2	Oceanography and Astrophysics	CO2	L3

d Review Questions

		CO	Level
1	Explain Computer Architectures ?	CO1	L2
2	Explain Five generations of Electronic Computers ?	CO1	L2
3	Explain SIMD and Multi vector Computers ?	CO2	L2
4	Explain Program Flow Mechanism ?	CO2	L3
5	Find the number of dies per 300mm water for a die that is 1.5 cm on a side	CO2	L3

e Experiences

		CO	Level
1		-	-
2		-	-
3		-	-
4		-	-
5		-	-



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 17 / 30

Copyright ©2017. cAAS. All rights reserved.

Module – 2

Title: Divide and Conquer

Appr Time: 10 Hrs

a Course Outcomes

- The student should be able to:
- 1 Organize and design the Processors
- 2 Organize and design the Memory

-	Blooms Level
CO3	L2
CO4	L4

b Course Schedule

Class No Module Content Covered

- | | | | |
|----|---|-----|----|
| 17 | Hardware Technologies,... | CO3 | L2 |
| 18 | Processors and Memory Hierarchy | CO3 | L2 |
| 19 | Super scalar and Vector Processors | CO3 | L2 |
| 20 | Advanced Processor Technology | CO3 | L2 |
| 21 | Memory Hierarchy Technology | CO3 | L2 |
| 22 | Virtual Memory Technology. | CO4 | L4 |
| 23 | Cache performance | CO4 | L4 |
| 24 | Six basic cache Optimizations | CO4 | L4 |
| 25 | Protection and examples of Virtual Memory | CO4 | L4 |

-	-
CO	Level
CO3	L2
CO3	L2
CO3	L2
CO3	L2
CO3	L2
CO4	L4
CO4	L4
CO4	L4
CO4	L4

c Application Areas

- 1 Use in smart phones
- 2 Used in Database system Implementation

CO	Level
CO3	L2
CO4	L4

d Review Questions

- 12 What are the different hardware technologies ?
- 13 Explain Memory Hierarchy with neat diagram ?
- 14 Explain different advanced technologies and Superscalar operation ?
- 15 Explain Vector Processors & Virtual Memory Technology?
- 16 Explain Scalar Processor with neat diagram ?

-	-
CO3	L2
CO3	L2
CO4	L4
CO4	L4

e Experiences

- 1
- 2
- 3
- 4
- 5

-	-
---	---



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 18 / 30

Copyright ©2017. cAAS. All rights reserved.

E1. CIA EXAM – 1

a. Model Question Paper - 1

Crs Code: 15CS72 Sem: 7 Marks: 30 Time: 75 minutes

Course: Advanced computer Architecture

		Marks	CO	Level
-	-	Note: Answer any 3 questions, each carry equal marks.		
1	a	15	CO1	L2
				Define the following terms : i) Computer Architecture ii) Learning curve iii) Response time iv) Throughput.
	b		CO1	L2
				Define Amdahl's law. Derive an expression for CPU clock as a function of instruction count, clock per instruction and clock cycle time.
	c		CO2	L3
				Find the die yield for dies that are 1.5cm on a side and 1.0cm on a side, assuming a defect density of 0.4 per cm ² and is 4.
	d		CO2	L3
				Explain the main measures of dependability.
2	a	15	CO1	L2
				Explain how the protection of processes is accomplished via the following : i) Virtual memory ii) Virtual machines.
	b		CO1	L2
				What do you understand by memory consistency? Explain furthermore, discuss how relaxed consistency models allow reads and writes to complete out of order.
3	a	15	CO4	L4
				Write note on the performance equation of processor.
	b		CO4	L4
				Assume a disk subsystem with the following components and MTTF. • 10 disks each rated at 1,000,000 hr MTTF • 1 SCSI controller, 500,000 - hour MTTF • 1 Power supply, 200,000 , - hour MTTF • 1 Fan, 200, 000 – hour MTTF. • 1 SCSI cable, 1,000,000 – hour. Using the simplifying assumptions that the lifetimes are exponentially distributed and that failure are independent, compute the MTTF of the system as a whole.
4	a	15	CO3	L2
				Explain any four memory hierarchy questions in detail.
	b		CO3	L2
				Explain the different techniques used to improve memory performance inside a DRAM chip.



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 19 / 30

Copyright ©2017. cAAS. All rights reserved.

b. Assignment -1

Note: A distinct assignment to be assigned to each student.

Model Assignment Questions

Crs Code: 15CS72 Sem: 7 Marks: 5 / 10 Time: 90 – 120 minutes

Course: Advanced computer Architecture

Note: Each student to answer 2-3 assignments. Each assignment carries equal mark.

SN	USN	Assignment Description	Marks	CO	Level
1		Explain the State of Computing ?	5	CO1	L2
2		Explain the Evolution of Computer Architecture ?	5	CO1	L3
3		Explain Two NUMA models of Multiprocessor system ?		CO2	L3
4		Explain System Interconnect Architectures ?	5	CO1	L2
5		Explain Static and Dynamic Connection Networks ?	5	CO2	L2
6		Briefly explain Advanced Processor Technology ?	10	CO1	L3
7		Explain Intel i860 processor architecture ?	10	CO1	L3
8		Explain Vector and Symbolic Processor ?	10	CO2	L3
9		Define the characteristics of Symbolic Processing ?	10	CO2	L2
10		Explain Memory Hierarchy ?	10	CO2	L3



SKIT	Teaching Process		Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018	
Title:	Course Plan	Page: 20 / 30	

Copyright ©2017. cAAS. All rights reserved.

D2. TEACHING PLAN - 2

Module – 3

Title: Divide and Conquer

Appr Time: 16 Hrs

a Course Outcomes

- The student should be able to:
- 1 Understand the Organization of Bus and Cache
- 2 Design the bus and Cache

-	Blooms Level
-	
CO5	L2
CO6	L4

b Course Schedule

Class No Module Content Covered

- | Class No | Module Content Covered | CO | Level |
|----------|--|-----|-------|
| 1 | Bus, Cache, and Shared Memory „Shared Memory Organizations ,Sequential and „Linear Pipeline Processors ,Nonlinear Pipeline Processors ,Instruction Pipeline Design ,Arithmetic Pipeline Design | CO5 | L2 |
| 2 | Bus, Cache, and Shared Memory ,Bus Systems | CO5 | L2 |
| 3 | Bus Systems ,Cache Memory Organizations | CO5 | L2 |
| 4 | Pipelining and Super scalar Techniques | CO5 | L2 |
| 5 | Weak Consistency Models | CO5 | L2 |
| 6 | Cache Memory Organizations ,, | CO6 | L4 |
| 7 | Shared Memory Organizations | CO6 | L4 |
| 8 | Sequential and Weak Consistency Models ,, | CO6 | L4 |
| 9 | Pipelining and Super scalar Techniques | CO6 | L4 |
| 10 | Linear Pipeline Processors ,Nonlinear Pipeline Processors , | CO6 | L4 |
| 11 | Instruction Pipeline Design ,Arithmetic Pipeline Design | CO6 | L4 |

c Application Areas

- 1 Use to find performance of processors
- 2 Used in Memory Organization

CO	Level
CO5	L2
CO6	L4

d Review Questions

- 1 What is Shared Memory organization explain ?
- 2 Explain ,Cache Memory Organizations?
- 3 Compare Sequential and Weak Consistency Models?
- 4 Write a short note on Pipelining and Superscalar Techniques?
- 5 Explain Arithmetic Pipeline Design with diagram ?

-	-
CO5	L2
CO5	L2
CO6	L4
CO6	L4
CO6	L4

e Experiences

- 1
- 2
- 3
- 4
- 5

- -



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 21 / 30

Copyright ©2017. cAAS. All rights reserved.

Module – 4

Title: Divide and Conquer

Appr Time: 16 Hrs

a Course Outcomes

- Used to analyze Multiprocessors and Multicomputers ,Multiprocessor System
- Used to design Scalable Architectures

- Blooms Level

CO7 L3
CO8 L4

b Course Schedule

Class No Module Content Covered

- Parallel Multiprocessors and Multicomputers ,Multiprocessor System
- Cache Coherence and Synchronization Mechanisms
- Three Generations of Multicomputers
- Message-Passing Mechanisms
- Multivector and SIMD Computers
- Vector Processing Principles
- Multivector Multiprocessors
- Compound Vector Processing
- SIMD Computer Organizations. Scalable
- Multi-threaded, and Data flow Architectures
- Principles of Multithreading
- Fine Grain Multicomputers
- Scalable and Multithreaded Architectures

CO Level

CO7 L3
CO7 L3
CO7 L3
CO7 L3
CO7 L3
CO7 L3
CO7 L4
CO8 L4
CO8 L4
CO8 L4
CO8 L4
CO8 L4

c Application Areas

- Use to determine different Platforms
- Used in networks

CO Level

CO7 L3
CO8 L4

d Review Questions

- Difference between Multiprocessors and Multi computers ?
- What is Cache Coherence and explain ?
- What is Compound Vector Processing and explain ?
- Explain Multithreaded, and Dataflow Architectures ?
- Explain different Multithreading techniques ?

- -
CO7 L3
CO7 L3
CO8 L4
CO7 L3
CO8 L4

e Experiences

-
-
-
-
-

- -



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 22 / 30

Copyright ©2017. cAAS. All rights reserved.

E2. CIA EXAM – 2

a. Model Question Paper - 2

Crs Code: 15CS72 Sem: 7 Marks: 30 Time: 75 minutes

Course: Advanced computer Architecture

		Marks	CO	Level
-	-	Note: Answer any 2 questions, each carry equal marks.		
1	a	15	CO5	L3
	b		CO5	L3
2	a	15	CO6	L4
	b		CO6	L4
	c		CO6	L4
3	a	15	CO7	L3
	b		CO7	L3
	c		CO7	L3
4	a	15	CO8	L4
	b		CO8	L4



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 23 / 30

Copyright ©2017. cAAS. All rights reserved.

b. Assignment – 2

Note: A distinct assignment to be assigned to each student.

Model Assignment Questions

Crs Code: 15CS72 Sem: 7 Marks: 5 / 10 Time: 90 – 120 minutes

Course: Advanced computer Architecture

Note: Each student to answer 2-3 assignments. Each assignment carries equal mark.

SNo	USN	Assignment Description	Marks	CO	Level
1		Explain the Hierarchical Bus system ?	5	CO8	L4
		Explain the Cache Coherence and Synchronization Mechanism			
2		Explain three generation of Multicomputers ?	5	CO7	L3
3		Explain the Vector and Scalar performance of various Supercomputers ?		CO7	L3
4		What is Cray/MPP system ? Explain	5	CO7	L3
5		Explain Shared Virtual Memory ?	10	CO8	L4
6		Explain the Multidimensional Architectures ?	10	CO8	L4
7		What is MIT J-machine ? Explain	10	CO8	L4
8		Explain Instruction Set Architecture ?	10	CO8	L4
9		Explain Tera Multiprocessor system	10	CO7	L3
10		Explain the Data Flow Architectures ?	10	CO7	L3
11					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 24 / 30

Copyright ©2017. cAAS. All rights reserved.

D3. TEACHING PLAN - 3

Module – 5

Title: Divide and Conquer

Appr Time: 16 Hrs

a Course Outcomes

- The student should be able to:
- 1 Understands Instruction Level Parallelism
- 2 Analysis of Data Arrays

- Blooms Level
-
CO9 L2
CO10 L3

b Course Schedule

Class No Module Content Covered

- 1 Parallel Models, Languages, and Compiler
- 2 Dependence Analysis of Data Arrays
- 3 Parallel Program Development and Environments
- 4 Synchronization and Multiprocessing Modes.
- 5 Instruction and System Level Parallelism
- 6 Instruction Level Parallelism
- 7 Computer Architecture ,Contents,Basic Design Issues
- 8 Problem Definition
- 9 Model of a Typical Processor
- 10 Compiler-detected Instruction Level Parallelism
- 11 Operand Forwarding
- 12 Reorder Buffer, Register Renaming
- 13 Tomasulo's Algorithm Branch Prediction
- 14 Limitations in Exploiting Instruction Level Parallelism
- 15 Thread Level Parallelism.

CO Level
CO9 L2
CO9 L2
CO9 L2
CO9 L2
CO9 L2
CO9 L2
CO9 L2
CO10 L3
CO10 L3
CO10 L3
CO10 L3
CO10 L3
CO10 L3
CO10 L3

c Application Areas

- 1 Use to find performance of algorithm
- 2 Used in Searching and sorting

CO Level
CO10 L3
CO9 L2

d Review Questions

- 1 Explain different Languages, and Compilers for parallel programming ?
- 2 Explain Parallel Program Development and Environments?
- 3 Explain Instruction and System Level Parallelism ?
- 4 Write a short note on Register Renaming ,Tomasulo's Algorithm?
- 5 How to Exploit Instruction Level Parallelism and Thread Level Parallelism?

- -
CO9 L2
CO9 L2
CO10 L3
CO10 L3
CO10 L3

e Experiences

- 1
- 2
- 3
- 4
- 5

- -



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 25 / 30

Copyright ©2017. cAAS. All rights reserved.

E3. CIA EXAM – 3

a. Model Question Paper - 3

Crs Code: 15CS72 Sem: 7 Marks: 30 Time: 75 minutes

Course: Advanced computer Architecture

		Marks	CO	Level
-	-			
1	a	15	CO9	L2
	b		CO9	L2
2	a	15	CO9	L2
	b		CO9	L2
	c		CO9	L2
3	a	15	CO 10	L3
	b		CO 10	L3
4	a	15	CO 10	L3
	b		CO 10	L3



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F02		Date:30-07-2018
Title: Course Plan		Page: 26 / 30

Copyright ©2017. cAAS. All rights reserved.

b. Assignment – 3

Note: A distinct assignment to be assigned to each student.

Model Assignment Questions

Crs Code: 15CS72 Sem: 7 Marks: 5 / 10 Time: 90 – 120 minutes

Course: Advanced computer Architecture

Note: Each student to answer 2-3 assignments. Each assignment carries equal mark.

SNo	USN	Assignment Description	Marks	CO	Level
1		What is poison bit ? Explain the methods for preserving exception behavior?	10	CO9	L2
2		How is multi threading used to exploit thread level parallelism within a processor? Multi threading – definition Fine grained multi threading Coarse grained multi threading Simultaneous multi threading	10	CO9	L2
3		Explain directory based cache coherence for a distributed memory multiprocessor system along with the state transition diagram.	10	CO10	L3
4		Explain Dependence Analysis of Data Arrays ?	10	CO10	L3
5		Explain Parallel Languages and Compilers ?	10	CO10	L3



SKIT	Teaching Process		Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018	
Title:	Course Plan	Page: 27 / 30	

Copyright ©2017. cAAS. All rights reserved.

F. EXAM PREPARATION

1. University Model Question Paper

Course: Advanced computer Architecture Month / Year May /2018
 Crs Code: 15CS72 Sem: 7 Marks: 80 Time: 180 minutes

		Marks	CO	Level
-	Note Answer all FIVE full questions. All questions carry equal marks.			
1	a What do you mean by instruction set Architecture (ISA)? Briefly explain the various dimensions of ISA addressed during defining the computer architecture.	16 / 20	CO1	L2
-	b Explain Five generations of Electronic Computers ?	16 / 20		
	a Explain the main measures of dependability.		CO2	L3
	b Write note on the performance equation of processor.			
2	a Explain the Multidimensional Architectures ?	16 / 20	CO3	L2
	b Explain in detail the hardware support for preserving exception behaviour during speculation		CO3	L2
	c What is Cray/MPP system ? Explain		CO4	L4
-	a What is MIT J-machine ? Explain	16 / 20	CO4	L4
	b Explain Shared Virtual Memory ?		CO4	L4
3	a Indicate the distinguish features of the following techniques employed to improve cache behavior. i) Compulsory misses ii) Capacity misses (iii) Conflict misses (05 Marks)	16 / 20	CO5	
	c. In brief, discuss the four memory hierarchy questions for virtual memo			
	b snooping with respect to cache — coherence protocol.			
	c			
	d			
-	a With a neat diagram, explain the hypothetical memory hierarchy	16 / 20	CO5	
	b Explain the Data Flow Architectures ?		CO7	L3
4	a Explain the Multidimensional Architectures ?	16 / 20	CO7	L3
	b What is MIT J-machine ? Explain			
-	a What is prefetching in SVM ? how it is done ?	16 / 20	CO8	L4
	b Explain Latency problems for remote loads and local loads ?		CO8	L4
5	a What is poison bit ? Explain the methods for preserving exception behavior?	16 / 20	CO9	L2
	b Explain directory based cache coherence for a distributed memory multiprocessor system along with the state transition diagram.		CO10	L3

Dept
Prepared by

Checked by

Approved



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018
Title:	Course Plan	Page: 28 / 30

Copyright ©2017. cAAS. All rights reserved.

- a What do you mean by forward and backward approach of problem solving in Dynamic programming? CO10 L3
- b Analyze precisely the computing time and space requirements of this new version of Prim's algorithm using adjacency lists. CO10 L3



SKIT	Teaching Process		Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018	
Title:	Course Plan	Page: 29 / 30	

Copyright ©2017. cAAS. All rights reserved.

2. SEE Important Questions

Course: Advanced computer Architecture Month / Year May /2018
 Crs Code: 15CS72 Sem: 7 Marks: 80 Time: 180 minutes

Note Answer all FIVE full questions. All questions carry equal marks.

Mod	Qno.	Important Question	Marks	CO	Year
1	1	Explain different classes of Computer. Illustrate the seven dimensions of an ISA	16 / 20		2015
	2	Explain different trends in Integrated Circuits			2004
	3	Give a brief explanation about trends in power in integrated circuits and cost			2014
	4	How response time, execution time and throughput are interrelated with each other			2007
	5	Find the die yield for dies that are 1.5 cm on a side and 1.0 cm on a side assuming a defect density of 0.4 per cm ² and a is 4.			2015
		Define Amdahl's law. Derive an expression for cpu clock as a function of instruction count. Clocks per instruction and clock cycle time.			
2	1	Explain how the protection of processes is accomplished via the following : i) Virtual memory ii) Virtual machines.	16 / 20		2005
	2	Explain the process of protecting via virtual Memory			2015
	3	Explain hardware support for exposing parallelism for VLIW & EPIC			2017
	4	Explain in detail the hardware support for preserving exception behavior during speculation			2006
	5	Write short notes on : i) The Itanium 2 processor ii) IA -64 register model			2004
3	1	Explain AMD opteron Memory Hierarchy	16 / 20		2006
	2	Explain in detail, Branch –Target buffers			2015
	3	snooping with respect to cache – coherence protocol.			2007
	4	Explain in detail, the architecture support for protecting processes from each other via virtual memory			2014
	5	Explain the six basic cache optimization techniques.			2017
4	1	Explain the different taxonomy of parallel architecture.	16 / 20		2014
	2	With neat diagram explain the basic structure of a central' shared memory and distributed shared memory multiprocessor			2014/ 17
	3	With a neat diagram, explain the basic structure of a centralized shared memory and distributed memory multiprocessor.			2006
	4	Suppose you want to achieve a speedup of 80 with 100 processors. What fraction of the original computation can be sequential?			2017
	5	Explain basic schemes for enforcing coherence.			2017
5	1	Explain the basic Compiler techniques for exploring Instruction-Level Parallelism	16 / 20		2009
	2	Explain exploiting ILP using dynamic scheduling multiple issue and speculation.			2015
	3	Enlist the pipeline hazards. Also explain them.			2007



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F02	Date:30-07-2018
Title:	Course Plan	Page: 30 / 30

Copyright ©2017, cAAS. All rights reserved.

- 4 With an aid of a neat functional diagram, discuss the classic 5-stage pipeline for a Risc processor, that highlight how an instruction flows through the data path. 2018
- 5 Explain the design issues of parallel Computer 2005